FISH & RICHARDSON P.C.

4350 La Jolla Village Drive
Suite 500
San Diego, California
92122

Frederick P. Fish
1855-1930

W.K. Richardson
1859-1951

September 28, 2000

Telephone
858 678-5070

Facsimile
858 678-5099

Attorney Docket No.: 10559/270001/P9277

Web Site
www.fr.com

Box Patent Application
Commissioner for Patents
Washington, DC 20231

Presented for filing is a new original patent application of:

Applicant: RAVI P. SINGH, GREGORY A. OVERKAMP AND CHARLES P. ROTH

Title: PARTIAL INSTRUCTION DECODING AND RE-ENCODING

Enclosed are the following papers, including those required to receive a filing date under 37 CFR §1.53(b):

BOSTON
DALLAS
DELAWARE
NEW YORK
SAN DIEGO
SILICON VALLEY
TWIN CITIES
WASHINGTON, DC

	Pages
Specification	13
Claims	4
Abstract	1
Declaration	[To be Filed at a Later Date]
Drawing(s)	4

Enclosures:
  — Postcard.

There are 18 total claims, 3 of which are independent.

Basic filing fee	$0
Total claims in excess of 20 times $18	$0
Independent claims in excess of 3 times $78	$0
Fee for multiple dependent claims	$0
Total filing fee:	$0

CERTIFICATE OF MAILING BY EXPRESS MAIL

Express Mail Label No ___EL558599927US_____

I hereby certify that this correspondence is being deposited with the United States Postal Service as Express Mail Post Office to Addressee with sufficient postage on the date indicated below and is addressed to the Commissioner for Patents, Washington, D.C 20231

Date of Deposit   September 28, 2000

Signature

Derek W Norwood
Typed or Printed Name of Person Signing Certificate

FISH & RICHARDSON P.C.

No filing fee is being paid at this time. If this application is found to be incomplete, or if a telephone conference would otherwise be helpful, please call the undersigned at (858) 678-5070.

Kindly acknowledge receipt of this application by returning the enclosed postcard.

Please send all correspondence to:

SCOTT C. HARRIS
Fish & Richardson P.C.
Customer Number: 20985
4350 La Jolla Village Drive, Suite 500
San Diego, CA 92122

Respectfully submitted,

Scott C. Harris
Reg. No. 32,030
Enclosures
SCH/rpi
10056221.doc

APPLICATION

FOR

UNITED STATES LETTERS PATENT

TITLE: PARTIAL INSTRUCTION DECODING AND RE-ENCODING

APPLICANT: RAVI P. SINGH, GREGORY A. OVERKAMP AND CHARLES P. ROTH

PARTIAL INSTRUCTION DECODING AND RE-ENCODING

TECHNICAL FIELD

This invention relates to digital signal processors, and more particularly to re-encoding instructions within a digital signal processor.

BACKGROUND

Digital signal processing is concerned with the representation of signals in digital form and the transformation or processing of such signal representation using numerical computation. Digital signal processing is a core technology for many of today's high technology products in fields such as wireless communications, networking, and multimedia. One reason for the prevalence of digital signal processing technology has been the development of low cost, powerful digital signal processors (DSPs) that provide engineers the reliable computing capability to implement these products cheaply and efficiently. Since the development of the first DSPs, DSP architecture and design have evolved to the point where even sophisticated real-time processing of video-rate sequences may be performed.

DSPs are often used for a variety of multimedia applications such as digital video, imaging, and audio. DSPs

may manipulate the digital signals to create and open such multimedia files.

MPEG-1 (Motion Picture Expert Group), MPEG-2, MPEG-4 and H.263 are digital video compression standards and file formats. These standards achieve a high compression rate of the digital video signals by storing mostly changes from one video frame to another, instead of storing each entire frame. The video information may then be further compressed using a number of different techniques.

The DSP may be used to perform various operations on the video information during compression. These operations may include motion search and spatial interpolation algorithms. The primary intention is to measure distortion between blocks within adjacent frames. These operations are computationally intensive and may require high data throughput.

The MPEG family of standards is evolving to keep pace with the increasing bandwidth requirements of multimedia applications and files. Each new version of the standard presents more sophisticated algorithms that place even greater processing requirements on the DSPs used in MPEG compliant video processing equipment.

Video processing equipment manufacturers often rely on application-specific integrated circuits (ASICs) customized for video encoding under the MPEG and H.263 standards.

However, ASICs are complex to design, costly to produce and less flexible in their application than general-purpose DSPs.

DESCRIPTION OF DRAWINGS

These and other features and advantages of the

5 invention will become more apparent upon reading the following detailed description and upon reference to the accompanying drawings.

Figure 1 is a block diagram of a mobile video device utilizing a processor according to one embodiment of the

10 present invention.

Figure 2 is a block diagram of a signal processing system according to an embodiment of the present invention.

Figure 3 is a block diagram of an alternative signal processing system according to an embodiment of the present

15 invention.

Figure 4 illustrates exemplary pipeline stages of the processor in Figure 1 according to an embodiment of the present invention.

Figure 5 illustrates a procedure used to process an

20 instruction in a processor according to one embodiment of the present invention.

DETAILED DESCRIPTION

Figure 1 illustrates a mobile video device 100 including a processor according to an embodiment of the invention. The mobile video device 100 may be a hand-held device which displays video images produced from an encoded video signal received from an antenna 105 or a digital video storage medium 120, e.g., a digital video disc (DVD) or a memory card. A processor 110 communicates with a cache memory 115 which may store instructions and data for the processor operations. The processor 110 may be a microprocessor, a digital signal processor (DSP), a microprocessor controlling a slave DSP, or a processor with an hybrid microprocessor/DSP architecture. For the purposes of this application, the processor 110 will be referred to hereinafter as a DSP 110.

The DSP 110 may perform various operations on the encoded video signal, including, for example, analog-to-digital conversion, demodulation, filtering, data recovery, and decoding. The DSP 110 may decode the compressed digital video signal according to one of various digital video compression standards such as the MPEG-family of standards and the H.263 standard. The decoded video signal may then be input to a display driver 130 to produce the video image on a display 125.

Hand-held devices generally have limited power supplies. Also, video decoding operations are computationally intensive. Accordingly, a processor for use in such a device is advantageously a relatively high speed, low power device.

5   The DSP 110 may have a deeply pipelined, load/store architecture. By employing pipelining, the performance of the DSP may be enhanced relative to a non-pipelined DSP. Instead of fetching a first instruction, executing the first instruction, and then fetching a second instruction, a pipelined DSP 110 fetches the second instruction concurrently with execution of the first instruction, thereby improving instruction throughput. Further, the clock cycle of a pipelined DSP may be shorter than that of a non-pipelined DSP, in which the instruction must be fetched and executed in the same clock cycle.

Such a DSP 110 may be used with video camcorders, teleconferencing, PC video cards, and High-Definition Television (HDTV). In addition, the DSP 110 may also be used in connection with other technologies utilizing digital signal processing such as voice processing used in mobile telephony, speech recognition, and other applications.

Turning now to Figure 2, a block diagram of a signal processing system 200 including DSP 110 according to an embodiment is shown. One or more analog signals may be

provided by an external source, e.g., antenna 105, to a signal

conditioner 202. Signal conditioner 202 may perform certain

preprocessing functions upon the analog signals. Exemplary

preprocessing functions may include mixing several of the

5   analog signals together, filtering, amplifying, etc. An

analog-to-digital converter (ADC) 204 may be coupled to

receive the preprocessed analog signals from signal

conditioner 202 and to convert the preprocessed analog signals

to digital signals consisting of samples, as described above.

10 The samples may be taken according to a sampling rate

determined by the nature of the analog signals received by

signal conditioner 202. The DSP 110 may be coupled to receive

digital signals at the output of the ADC 204. The DSP 110 may

perform the desired signal transformation upon the received

15 digital signals, producing one or more output digital signals.

A digital-to-analog converter (DAC) 206 may be coupled to

receive the output digital signals from the DSP 110. The DAC

206 converts the output digital signals into output analog

signals. The output analog signals may then be conveyed to

20 another signal conditioner 208. The signal conditioner 208

performs post-processing functions upon the output analog

signals. Exemplary post-processing functions are similar to

the preprocessing functions listed above. It is noted that

various alternatives of the signal conditioners 202 and 208,

the ADC 204, and the DAC 206 are well known. Any suitable

arrangement of these devices may be coupled into a signal

processing system 200 with the DSP 110.

Turning next to Figure 3, a signal processing system

300 according to another embodiment is shown. In this

embodiment, a digital receiver 302 may be arranged to receive

one or more digital signals and to convey the received digital

signals to the DSP 110. As with the embodiment shown in Figure

2, DSP 110 may perform the desired signal transformation upon

the received digital signals to produce one or more output

digital signals. Coupled to receive the output digital signals

is a digital signal transmitter 304. In one exemplary

application, the signal processing system 300 is a digital

audio device in which the digital receiver 302 conveys to the

DSP 110 digital signals indicative of data stored on the

digital storage device 120. The DSP 110 then processes the

digital signals and conveys the resulting output digital

signals to the digital transmitter 304. The digital

transmitter 304 then causes values of the output digital

signals to be transmitted to the display driver 130 to produce

a video image on the display 125.

The pipeline illustrated in Figure 4 includes eight

stages, which may include instruction fetch 402-403, decode

404, address calculation 405, execution 406-408, and write-

back 409 stages. An instruction i may be fetched in one clock

cycle and then operated on and executed in the pipeline in

subsequent clock cycles concurrently with the fetching of new

instructions, e.g., i+1 and i+2.

5   Pipelining may introduce additional coordination

problems and hazards to processor performance. Jumps in the

program flow may create empty slots, or "bubbles," in the

pipeline. Situations which cause a conditional branch to be

taken or an exception or interrupt to be generated may alter

10   the sequential flow of instructions. After such an

occurrence, a new instruction may be fetched outside of the

sequential program flow, making the remaining instructions in

the pipeline irrelevant. Methods such as data forwarding,

branch prediction, and associating valid bits with instruction

15   addresses in the pipeline may be employed to deal with these

complexities.

          Figure 5 illustrates a procedure 500 used to handle

an instruction in a processor according to one embodiment of

the present invention. The procedure 500 illustrated in

20   Figure 5 occurs in a single clock cycle. The procedure 500

illustrated in Figure 5 may be performed in any order, and the

following description is simply one embodiment of implementing

the procedure 500. In other embodiments, blocks may be

skipped or performed in a different order. For example, in an

alternative embodiment, an instruction may be re-encoded immediately after determining that is to be sent to the system pipe.

In the illustrated embodiment, the procedure 500 begins at start block 505. Proceeding to block 510, the processor 110 receives an instruction during one of the instruction fetch stages of the pipeline as described above. In one embodiment of the invention, the instruction may be 16-bits, 32-bits, 64-bits in size, or may include multiple instructions contained within a single instruction block. For example, a 64-bit instruction block may include a 32-bit instruction and two 16-bit instructions.

Proceeding to block 515, the instruction is transferred to the decoder and the destination(s) of the instruction is determined. The instruction is typically divided into a plurality of fields, with one of the fields including information on the destination(s) of the instruction. The instruction may be sent to a variety of functional units, including the execute unit, the data address generator (DAG), and the system pipe.

Proceeding to block 520, the procedure 500 examines the destination(s) of the instruction to determine if the instruction is to be sent to the execute unit. The execute unit is able to interpret the instruction directly without any

decoding by the decoder. The procedure 500 may also determine

that only a portion of the instruction is to be sent to the

execute unit. If all or part of the instruction is to be sent

to the execute unit, the procedure 500 proceeds along the YES

branch to block 525. In block 525, the relevant portion of

the instruction as determined in block 520 is directly

transferred to the execute unit, without any decoding by the

decoder. However, the decoder may send information to the

execute unit indicating an execute unit instruction is being

delivered.

Returning to block 520, if the instruction is not to

be sent to the execute unit, or after transferring a portion

of the instruction to the execution unit in block 525, the

procedure 500 proceeds along the NO branch to block 530. In

block 530, the processor 110 may determine if the any portion

of the instruction is to be sent to the data address generator

(DAG). If the instructions are to be sent to the DAG, the

procedure 500 proceeds along the YES branch to block 535. In

block 535, the decoder decodes the instruction. The decoder

may decode the entire instruction, or the decoder may decode

only a portion of the instruction to be used.

Proceeding to block 540, the decoded instructions

are sent to the DAG. For example, the DAG includes registers

which may be modified by the instructions. The decoder

decodes the instructions and sends a signal to the DAG

instructing the DAG how to modify the registers. Thus, the

decoder may provide control signals to select registers and

perform logical functions such as increment and/or decrement

5 the selected registers in the DAG.

Returning to block 535, if the instructions are not

to be sent to the DAG, or after sending the decoded

instructions to the DAG in block 540, the procedure 500

proceeds along the NO branch to block 545. In block 545, the

10 processor 110 may determine if the any portion of the

instruction is to be sent to the system pipe. If the

instructions are to be sent to the system pipe, the procedure

500 proceeds along the YES branch to block 550. In block 550,

the decoded instructions are re-encoded into op-codes or some

15 other type of codes. The op-codes may be specific to a

particular bus system and may be defined by the processor 110.

The op-codes may represent decoded and re-encoded control

fields. Of course, other types of signals other than op-codes

may be created. Further, if only a portion of the

20 instructions are needed, only these portions may be re-

encoded.

Proceeding to block 555, the re-encoded instructions

(op-codes) are sent to the system pipe. The system pipe may

interpret and decode the op-codes. By re-encoding the control

fields, a processor 110 may operate using a proprietary set of codes regardless of the instructions received by the processor 110. Re-encoding also allows the number of wires necessary on the processor 110 to be decreased. Reducing the number of

5   wires required reduces the size and decreases the power requirement of the processor 110. In this case, the decoder provides the translation between the code sets.

Returning to block 545, if there are no portions of the instructions to transfer to the system pipe, or following

10   the transfer of the codes in block 555, the procedure proceeds to block 560. In block 560, the processor 110 determines if additional instructions are present. If there are additional instructions to be processed, the procedure 500 proceeds along the YES branch back to block 510 where the next instruction is

15   received during an instruction fetch stage. If no additional instructions are present, the procedure 500 proceeds along the NO branch of block 560 to terminate at the end block 565.

As stated above, the entire procedure 500 is performed in a single clock cycle. Additionally, a single

20   instruction may be divided and portions of the instruction sent to a plurality of functional units. For example, a first portion of an instruction may be sent to the execute unit, a second portion of the instruction may be sent to the DAG, and

a third portion of the instruction may be sent to the system
pipe.

Numerous variations and modifications of the
invention will become readily apparent to those skilled in the
5   art. Accordingly, the invention may be embodied in other
specific forms without departing from its spirit or essential
characteristics.

WHAT IS CLAIMED IS:

1   1.   A method of handling instructions within a processor

2   comprising:

3   decoding at least a portion of an instruction coded in a

4   first code;

5   re-encoding the at least a portion of the instruction to

6   a second code if necessary; and

7   forwarding the re-encoded instruction to a destination.

2.   The method of Claim 1, further comprising
determining the destination of the instruction.

3.   The method of Claim 2, further comprising sending at
least a portion of the coded instruction to a functional unit.

4.   The method of Claim 2, further comprising sending at

2   least a portion of the decoded instruction to a functional

3   unit.

1   5.   The method of Claim 1, further comprising

2   determining a portion of the coded instruction to decode.

1   6.   The method of Claim 1, further comprising forwarding

2   the re-encoded instruction to a functional unit.

1   7.   The method of Claim 1, further comprising handling

2   instructions in a digital signal processor.

1   8.   A method of processing instruction within a

2   processor comprising:

3   receiving an instruction which is coded in a first code;

4   determining at least a destination location for the

5   instruction;

6   forwarding any portion of the coded instruction having a

7   destination location of a first location;

8   decoding any remaining portion of the instruction;

9   forwarding any portion of the decoded instruction having

10   a destination location of a second location;

11   re-encoding any remaining portion of the instruction to a

12   second code if necessary; and

13   forwarding the re-encoded instruction to a third

14   location.

1   9.   The method of Claim 8, wherein said forwarding steps

2   comprise forwarding the instructions to the first, second and

3   third locations which comprise functional units.

1   10.   The method of Claim 9, further comprising forwarding

2   any portion of the decoded instruction having a destination

3   location of a second location to a data address generator.

1   11.   The method of Claim 9, further comprising forwarding

2   the re-encoded instruction to a system pipe.

1   12.   The method of Claim 8, further comprising processing

2   instructions within a digital signal processor.

1   13.   The method of Claim 8, further comprising decoding

and re-encoding with a decoder.

   14.   A processor comprising:

   a decoder which receives an instruction coded in a first

code and decodes at least a portion of the instruction;

   an encoder which re-encodes the at least a portion of the

instruction to a second code.

1   15.   The processor of Claim 14, wherein the decoder

2   determines the destination of the instruction.

1   16.   The processor of Claim 15, wherein the decoder

2   forwards control signals to other portions of the processor.

1   17.   The processor of Claim 16, wherein the control

2   signals may be in the first code or the second code.

1   18.   The processor of Claim 14, wherein the processor is

2   a digital signal processor.

ABSTRACT

In one embodiment, a processor receives coded instructions and converts the instructions to a second code prior to execution. The processor may be a digital signal processor. A decoder in the processor determines the destination of the instructions and performs decoding functions based on the destination.

10049800.doc

100

105

110

Processor

115

Cache Memory

120

Memory

125

Display

130

Display Driver

Figure 1

Signal
Conditioner

202

Analog/Digital
Converter

204

Digital Signal
Processor

110

Digital/Analog
Converter

206

Signal
Conditioner

208

200

Figure 2

Digital Signal
Receiver

302

Digital Signal
Processor

110

Digital Signal
Transmitter

304

300

Figure 3

Clock Cycle	IF1	IF2	DEC	AC	EX1	EX2	EX3	WB
1	i							
2	i+1	i						
3	i+2	i+1	i					
...	...	i+2	i+1	...				
...	...	...	i+2	...	...			
n	i+(n-1)	...	...	...	...	...		

Figure 4

505

Start

510

Receive
Instruction

515

Determine
Instruction
Destination(s)

520

To Execute
Unit? —— Yes ——▶ Send Relevant
Portion of
Instruction **525**

No

530

To DAG? —— Yes ——▶ Decode
Instruction **535** ——▶ Send Decoded
Instruction to
DAG **540**

No

545

To System
Pipe? —— Yes ——▶ Re-encode
Instruction into
Op-codes **550** ——▶ Send Re-
encoded
Instruction to
System Pipe **555**

No

560

Further
Instructions
?

Yes

No

565

End

500

Figure 5